Abstract-This paper presents the two-channel controller with inner current loops for dual bridge, DC/DC converter, based on modular multilevel converter (MMC) technology. The DC/DC control strategy is based on two inner fast current control loops in dq rotating frame at each of the two MMC bridges. These current controls facilitate operation through dc faults at either dc bus. The active power control is shared by two MMCs, at the slower outer control level. The second outer control loop minimizes losses, which is achieved by feedback control of magnitude of both modulation indices at maximal value of 0.95 at all loading levels. The controller is symmetrical, provides bidirectional power flow and responds equally to faults on either dc bus. Under dc fault conditions, one MMC actively controls the inner ac current, while temporary blocking of MMC on faulted side is required to prevent cell capacitor discharge. The validity of the proposed control is verified on PSCAD using a 600 MW, 500-kV/640-kV test dc/dc model. The controller can be used for control/stability studies with large dc grids that contain dc/dc converters.
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I. INTRODUCTION
T HE future DC transmission grids will require DC/DC converters primarily to interconnect local DC systems operating at different voltages [1] . Also DC/DC converters facilitate other functions like DC fault isolation and power flow control which makes them essential building blocks in DC grids. Two DC/DC converters are included in the CIGRE DC Grid test system [2] , and they are discussed as enabling technologies in the CIGRE DC grid feasibility brochure [3] .
There has been lot of research on high voltage DC/DC converter topologies and the transformerless concepts [4] - [6] have demonstrated numerous technical advantages. The single-arm concepts, and poliphase cascaded cell DC/DC offer potentially optimal semiconductor count, but current sharing is unequal (facilitating only low stepping ratio), there is no isolation and DC fault blocking is only achieved if full-bridge cells are employed. The LCL DC/DC concept [6] uses dual-active-bridge (DAB), enabling high stepping ratio and good DC fault ride through, but galvanic isolation is not achieved. Galvanic isolation requires an inner medium-frequency transformer with associated cost/weight/size drawbacks, but offers flexibility in grounding, better safety under contingencies and it seems to be preferred choice in industry [7] . Considering also technology readiness, modularity and standardization, it is likely that manufacturers will firstly choose transformer-isolated DC/DC employing two DC/AC bridges based on modular multilevel converter (MMC) technology [7] , [8] . MMC approach has higher voltage capability, low harmonics, low losses and modularity. In order to reduce size with acceptable losses, the operating frequency can be adopted in the range 300-500 Hz [8] , [9] . The MMC converters are nowadays well developed for 50 Hz grid connections and it is not expected that significant difficulties will arise if operating frequency is elevated to 350 Hz [9] .
The design of high-power isolated DAB DC/DC converters has attracted lot of research in recent years [10] - [16] . Many advances have been made in design of inner MMC, such as loss reduction using softswitching techniques in quasi-squarewave modulation [10] , improved cell voltage balancing control [11] , or reducing computation burden caused by balancing and modulation of large number of cells [12] . A medium frequency (1 kHz), 1 kW prototype, with four cells in an arm and stepping ratio of 3, isolated DC/DC is demonstrated in [13] . The power is controlled using phase shift between two AC voltages and it is recognized that DC/DC can be used as DC CB (Circuit Breaker) by blocking both MMC. Reference [14] gives thorough comparison of design and losses of 3 variants of DAB concept. In [15] three modulation methods for MMC are compared and it is recognized that sine modulation has lowest circulating (reactive) power which reduces conduction losses. The overall efficiency on a 2 kW, 2 kHz DC/DC prototype in [15] was highest with square wave modulation, but sine wave modulation with nearest level control may be more suitable with GW-size converters because of switching losses and limits on harmonics [8] , [9] .
The above references do not analyse DC/DC operation under DC fault conditions, which is nevertheless very important for HVDC applications. DC faults are simulated in [16] but similarly as in [13] it is recommended that both DAB bridges are blocked for a DC fault on either side. However, blocking whole DAB DC/DC requires long restart time, which is a particular disadvantage for transient DC faults. If DC/DC is embedded in a large DC grid with many DC lines and many DC CB (Circuit 0885-8977 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. Breakers), then most faults will be seen as transient. A DC fault may depress DC voltage on many DC busses for around 5-30ms while it is being cleared by DC CBs. It is desired that DC/DC operates through DC faults on other DC lines in order to enable fast DC grid recovery and to retain control on the healthy DC bus. During DC faults it is also desired to facilitate current control, because of small thermal constants of semiconductors. Inner current control is well developed for 50 Hz MMC converters but two MMC in a DAB share the same current which brings challenge of coordination between bridges.
Typically DC/DC studies use quite simple control, based on one control channel (phase shift) for power flow regulation [10] - [16] , and MMC blocking for DC faults [13] , [16] .
This study aims developing a comprehensive controller for DAB MMC DC/DC that permanently utilizes inner current control loops, enables operation for worst case DC faults and minimizes current at any loading. The study will aid in understanding dynamics, capabilities, operating modes and boundaries of high power DC/DC and its integration with HVDC. The findings will be of use in studying large DC grids with multiple DC/DC, DC grid power flow, DC grid control, dispatching and dynamics, as in the test systems in [2] , [3] .
II. DC/DC CONVERTER PHASOR MODEL

A. DC/DC Converter Topology
The schematic of DAB MMC isolated DC/DC converter is shown in Fig. 1 . It consists of two AC/DC converters MMC1, MMC2, a power transformer Tr, and a series inductor per phase L ac which is required to limit fault current peaks. In general a DC/DC can have 2 or more phases depending on power level and rating of selected IGBTs [9] , [13] . The study below equally applies to any number of phases, assuming that proper dq transformation is used. Fig. 2 shows per-phase equivalent inner AC circuit. The subscripts 1, 2 indicate variables of different MMC. The following parameter relations exist:
where n = V dc1 /V dc2 is the transformer ratio, R tr and L σ are the transformer resistance and leakage inductances (both referred to E ac1 side), L si , R si are arm inductors, and − − → E aci (i = 1, 2) are the AC voltage phasors of MMC1 and MMC2 respectively.
B. DC/DC Steady-State Equations
This section develops DC/DC model, based on Fig. 2 which will be used for developing control strategy. The maximum rms value of phase-neutral MMC AC voltage is:
The phasors of ac voltage
and the control indices are defined as:
where subscripts d and q denote the corresponding phasor components in the rotating dq frame. The current − → I ac can be expressed as:
where
, f is the fundamental frequency of inner AC circuit. Substitute (3), (4) in (6) and after simplification:
The apparent powers at MMC1 and MMC2 S 1 , S 2 are:
Replacing (6) in (9) and separating into real and imaginary, the expressions for the active powers P 1 , P 2 and reactive powers Q 1 and Q 2 can be obtained:
If currents are replaced from (7), (8) in (10), (11) the full expressions for powers are obtained as shown in Appendix A. Assuming R ac = 0, in (6) the current components are:
III. CONVERTER CONTROLLER
A. The Control Goals
The main goals of DC/DC controller are: 1) Power order tracking, 2) Minimal phase current magnitude (to reduce conduction loss), 3) Phase current limiting below rated values under all conditions including DC faults. The above control goals are achieved by manipulating four control signals:
B. Minimizing Current Magnitude
To minimize current magnitude I To ensure I q = 0, (coordinate frame aligned with current) from (13) it follows:
To achieve minimization of I d , assuming I q = 0 for a given power P 1 = P 2 , from (10) and (11) 
In order to maximize M d1 and M d2 considering (5), two further control objectives are developed: 1) maximize M 1 and M 2 and 2) minimize M q 1 and M q 2 . Theoretically largest magnitude of modulation indices (M 1 and M 2 ) is 1, but there is need for some margin for dynamic control. It is proposed to regulate modulation indices to 0.95 in steady-state:
Considering (5), (14) and (15), we can also conclude:
The requirement to minimize M q 1 and M q 2 and considering a given d-current in (12) implies that lower X E will give lower losses.
Equations (14), (15) or (15), (16) constitute fundamental control strategy for DAB MMC DC/DC to achieve minimal conduction losses and a defined operating point at any power.
C. Inner Current Loops
With common 50 Hz-operated AC/DC converters it is normal practice to regulate current components with control signals on the same axis (M d controls I d , M q controls I q ) [1] . However with DC/DC converters, the fundamental frequency of inner circuit (f) is much higher, and therefore the speed-terms (2πf L E ) are much larger making decoupling more difficult. Equations (12) and (13) suggest cross-coupling for inner current control:
In DC/DC converters there is only one inner AC current, and it is essential that both MMCs, on each control channel, have current loops. In case of a DC fault on V dc1 , MMC2 sees fault on AC side and is able to reduce current, while in case of V dc2 fault it is MMC1 that can actively regulate current.
It is suggested that both MMC converters control the same AC current. Such approach can potentially lead to saturation of one of the controllers or control hunting (controllers acting against one another). This issue is avoided by employing active balancing according to (15) , and (16). These conditions ensure that the two MMC equally participate in controlling the 
D. Power Control
Equations (10) and (11), assuming I q = 0, show that I d can be used to regulate active power. This implies that power regulator will generate d-current reference. Both MMC1 and MMC2 contribute to power control to ensure symmetry and back-up under all conditions. Fig. 3 shows the phasor diagram considering the control strategy in (14)- (16) .
E. Coordinate Frame Positioning
The dq coordinate frame is therefore symmetrically positioned exactly between E ac1 and E ac2 , and it is aligned with the current. The location of coordinate frame does not have a physically relevant AC bus since inductances L ac and L σ might be widely different. It is not required to use PLL (Phase Locked Loop) in the proposed control since control balancing in (15) and (16) will always ensure accurate coordinate frame positioning.
F. Steady-State Control Diagrams and Selection of X E
Equation (21) in the Appendix A gives expressions for active power. Neglecting further resistance R E , and considering (16), introducing label: M q = M q 1 = −M q 2 the following power expression is obtained:
Introducing the pu notation on the following base variables:
Power can be obtained in p.u. in DC/DC dq frame: Fig. 4 illustrates the required M q and power factor at MMC1 (or MMC2) for a range of X Epu , at full power P = 1pu. The test MMCs are designed in line with methods in [1] and [9] , and parameters are listed in Appendix B (Table I) . Smaller X e Fig. 4 . M q and MMC1 power factor for full power versus X e (p.u.). is better because of higher power factor and lower current magnitude. However too small X e will cause large transient current peaks for DC faults. Note that controller can regulate fault current magnitude but it has limited speed and the first current peak can be large if X e is too small [1] . The PSCAD simulation with the test system recommended X e = 0.53 p.u., which results in M q = 0.3 at full power. In practice it is frequently simpler to design transformer and a series reactor when transformer with such large reactance is required. Fig. 5 shows the power variation for control signal M q change, with the selected X e . Also the powers measured on PSCAD are illustrated to confirm accuracy of the model. Fig. 6 shows the control diagram for both MMCs. K p1 −K p3 , K i1 −K i4 are proportional and integral gains of the PI controllers. The measured power is the average of the two MMC DC powers, which eliminates impact of power direction on control operation. A 350 Hz voltage controlled oscillator provides fixed sawtooth angle, which needs to be corrected at MMC2 to account for 30deg Y/D phase shift.
G. Controller Topology
The outer control structure consists of active power control, balancing and M 1 , M 2 regulation. It is seen that both MMC control the same power. The balancing control loop compares M q at the two bridges and using PI control acts on I dref , but in opposite direction at the two bridges. The control rule in (15) is achieved using a PI controller which compares local modulation index magnitude with reference value of 0.95 and adjusts local I q current reference.
The inner dq current loops are identical at the two MMCs (with different sign). Note that M d is limited with priority on M q to ensure fast active power control under all conditions.
IV. SIMULATION RESULTS
A. MMC Converter Average Value Model
Each MMC consists of six arms and the number of inserted cells in each arm is the control output in Fig. 6 .
The number of inserted cells for phase i, N u (u-upper and llower arm) is derived from the ABC frame fundamental control M f i and the circulating current control M hi : Fig. 7 shows the Average Value Model (AVM) for upper arm of phase a, which represents both normal operation and blocked state, where switch controls blocked/unblocked state and which is slightly simplified model from [17] .
Each MMC is blocked when it's DC voltage is below 0.8 p.u., or when arm current exceeds 2 p.u. In blocked state the cell voltage is correctly represented since cell may be charged through diode D a (but not through control). The arm voltage calculation is shown in Fig. 7(b) [1] , [17] , where C arm is the equivalent arm capacitance, C arm = C S M /N , and N is the number of cells in an arm. Fig. 8 shows the simulation results for power step at 1 s and power reversal at 1.15 s. Initially, 600 MW is delivered from MMC1 to MMC2, it is reduced to 0.1 p.u. and then the power reference is changed to -600 MW.
B. Normal Operation
In Fig. 8(b) it is seen that magnitude of both control indices are well regulated at 0.95, while at low power M d is increased as seen in Fig. 8(c) . Fig. 8(f) confirms that current magnitude is low at low power.
C. DC Faults
Two worst-case zero-impedance DC faults are tested, on each DC bus as shown in Fig. 1 . Fault 1 occurs at V dc1 at 0.5 s and fault 2 occurs at V dc2 at 1.0 s while converter is operating at full power and each fault lasts 0.2 s. Fig. 9(a) shows the DC voltages and Fig. 9(b) shows the status of active power. It is observed the DC/DC recovers full power in about 0.1 s after each fault. Fig. 9(c) shows the modulation indices during this test. When fault 1 occurs at MMC1 side, the modulation index M 2 reduces in order to reduce fault current, while when fault 2 occurs, the modulation index M 1 enables phase current control. There is no saturation and contribution of two MMC is balanced in all operating conditions. Fig. 9(d) shows the d and q components of the current at E ac1 side of the transformer. During fault conditions, both current components are regulated at saturation values for current reference signals which are 1.1 p.u. After the faults, the dq currents are recovered to their references within 0.1 s. Fig. 9 (e) and (f) show in ABC frame the AC voltage and current at E ac1 side of the transformer. The drop of control index significantly reduces the AC voltages during the DC faults. The AC voltage is not identical for the two faults because inductances L ac and L σ are different. The peak AC currents are restricted below 2 pu under all conditions. Fig. 9 (g) and (h) show the arm currents of MMC1 and MMC2 which are important for semiconductor dimensioning. For a blocked MMC, peak arm currents are large because of cell capacitor discharge and this causes MMC blocking. In steady-state AC component of arm current is larger than for controlled MMC because of diode bridge operation. The controlled MMC bridge has well regulated arm currents with minimal DC offset indicating low power transfer.
When a DC fault occurs and when it is cleared, arm currents may develop transient peaks due to the discharging/charging of cell capacitors. These peaks are lower than rated peak values and can be reduced further by increasing inductor L ac . Fig. 9 (i) and (j) illustrate the cell capacitor voltages of MMC1 and MMC2. When an MMC is exposed to DC fault it is blocked to prevent large IGBT currents from cell discharge. This blocking is necessary even though the AC infeed current is small. In blocked state cell capacitor voltages are constant, since all the currents flow through anti-parallel diodes without affecting the capacitors. The MMC is de-blocked when DC voltage recovers.
The cell voltage shows 30% peaks for DC faults, which is acceptable for most extreme dc faults. Cell capacitance is designed according to the methods given in [9] .
Therefore in the proposed control strategy, only fault-facing MMC is blocked for low DC voltage, and when DC voltage recovers the DC/DC establishes normal power flow.
V. CONCLUSION
By analyzing dq frame model of DAB MMC DC/DC converter the paper firstly derives control strategy to enable minimal current at any power level. This is achieved if modulation index magnitude is controlled in feedback manner at maximal possible value. It is concluded that power can be regulated using M q control on both MMC bridges. It is also essential to maintain balance between the two bridges which is achieved when q-control signals are equal in magnitude.
The DC fault study concludes that it is possible to control current for a fault at either DC bus, and that two MMC may utilize the same current feedback signal. The essential aspect of the proposed controller is that each MMC employs two inner current control loops in all operating modes.
The PSCAD simulation concludes that the DAB MMC DC/DC operation is satisfactory for power steps and fast power reversal. Extreme DC faults on both dc busses are also simulated and excellent controller responses are observed. The currents are well controlled during 200 ms DC faults and peak current magnitudes are below 2 pu enabling DC/DC continued operation through worst dc faults.
APPENDIX
A. Active and Reactive Powers at MMC1 and MMC2
Using the model defined in (1)-(11), the active and reactive powers can be expressed: 
